The SNAP Project : Building Validated Floating Point Units
نویسندگان
چکیده
SNAP The Stanford Sub-nanosecond arithmetic processor is an interdisciplinary e ort to develop validated theory, and tools for realizing an arithmetic processor with execution rates under 1ns. The project has targeted the full spectrum of tradeo s from algorithms, circuit optimizations, system issues, and development of metrics to characterize processors.
منابع مشابه
The SNAP Project: Design of Floating Point Arithmetic Unit
In recent years computer applications have increased in their computational complexity. The industry-wide usage of performance benchmarks, such as SPECmarks, and the popularity of 3D graphics applications forces processor designers to pay particular attention to implementation of the floating point unit, or FPU. This paper presents results of the Stanford subnanosecond arithmetic processor (SNA...
متن کاملThe SNAP Project: Towards Sub-Nanosecond Arithmetic
SNAP — the Stanford subnanosecond arithmetic processor — is an interdisciplinary effort to develop theory, tools, and technology for realizing an arithmetic processor with execution rates under 1 ns. Specific improvements in clocking methods, floating-point addition algorithms, floatingpoint multiplication algorithms, division and higher-level function algorithms, design tools, and packaging te...
متن کاملBuilding a Persian Gulf Missile Defense Shield and its Impact on Regional Security: (2001-2017)
The gradual development of the US missile defense shield from Europe to the Persian Gulf region over the past decade and the deployment of radar components and defenses of this project, both in the Persian Gulf region and in its floating zone, have plenty implications for regional and international systems and has aggravated the fragile security of the Persian Gulf region. Some issues such as t...
متن کاملComparison of Two Floating Point Arithmetic Units for a Precomputer in a Graphics System for Real Time Simulation
This paper compares two realized concepts of floating point units in a visual system for a traffic simulator. The hardware structure of a Transformation Proces sor is described, with which a set of 1x4 vectors can be floating point multiplied by a 4x4 matrix autonomously in real time. It will be shown, that the speed of graphics computations can be advanced enormously by using specially design...
متن کاملSuggestions for Implementing a Fast Ieee Multiply-add-fused Instruction
We studied three possible strategies to overlap the operations in a floating-point add (FADD) and a floating-point multiply (FMPY) for implementing a multiply-add-fused (MAF) instruction, whose result would be compatible with the IEEE floating-point standard. The operations in FMPY and FADD are: (a) non-overlapped, (b) fully-overlapped, and (c) partially-overlapped. The first strategy correspon...
متن کامل